Logo
Login Sign Up
Current Revision

IEC 61523-1 Ed. 3.0 en:2023

Delay and power calculation standards - Part 1: Integrated Circuit (IC) Open Library Architecture (OLA)
Best Price Guarantee

$599.83

2-5 Days

$599.83

SAVE 10%

$1,079.69


Sub Total (1 Item(s))

$ 0.00

Estimated Shipping

$ 0.00

Total (Pre-Tax)

$ 0.00


View in Library
or
International Electrotechnical Commission Logo

IEC 61523-1 Ed. 3.0 en:2023

Delay and power calculation standards - Part 1: Integrated Circuit (IC) Open Library Architecture (OLA)

PUBLISH DATE 2023
PAGES 46
IEC 61523-1 Ed. 3.0 en:2023

Delay and power calculation standards - Part 1: Integrated Circuit (IC) Open Library Architecture (OLA)

IEC 61523-1:2023 focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.

The standard specifications covered in this document are as follows:

  • Description language for timing and power modeling, called the “delay calculation language” (DCL)
  • Software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions
  • Standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF)
  • Informative usage examples
  • Informative notes

This is an IEC/IEEE dual logo standard.

SDO IEC: International Electrotechnical Commission
Document Number IEC 61523
Publication Date Oct. 1, 2023
Language en - English
Page Count
Revision Level 3.0
Supercedes
Committee 91
Loading...

Failed to load document history.

Publish Date Document Id Type View