IEC 61691-6 Ed. 2.0 en:2021

Current Revision
Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

Best Price Guarantee Jun 1, 2021 English 1 Pages

Sub Total (1 Item(s)) $ 0.00
Estimated Shipping $ 0.00
Total (Pre-Tax) $ 0.00
View in Library
or
International Electrotechnical Commission Logo

IEC 61691-6 Ed. 2.0 en:2021

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

PUBLISH DATE 2021
IEC 61691-6 Ed. 2.0 en:2021

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

IEC 61691-6:2021(E) defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems.

The language, also informally known as VHDL-AMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.

This standard is published as a double logo IEC-IEEE standard.

Loading...

Failed to load document history.

Publish Date Document Id Type View