Logo
Login Sign Up
Current Revision

IEC/TR 62856 Ed. 1.0 b:2013

Documentation on design automation subjects - The Bird's-eye View of Design Languages (BVDL)
Best Price Guarantee
Instant

$262.00

2-5 Days

$262.00

SAVE 10%

$471.60


Sub Total (1 Item(s))

$ 0.00

Estimated Shipping

$ 0.00

Total (Pre-Tax)

$ 0.00


or
International Electrotechnical Commission Logo

IEC/TR 62856 Ed. 1.0 b:2013

Documentation on design automation subjects - The Bird's-eye View of Design Languages (BVDL)

PUBLISH DATE 2013
IEC/TR 62856 Ed. 1.0 b:2013
Documentation on design automation subjects - The Bird's-eye View of Design Languages (BVDL)
IEC/TR 62856:2013 describes features for existing design languages, as well as for enhancing and newly developing design languages belonging to the defined design processes of System on a chip (SoC) which ranges from system level design, SoC design implementation and verification, IP block creation and analog block design down to interface data preparation for manufacturing. Thirty-three design languages have been chosen and each feature of their latest version as of March 2011 is reflected in this report:
UML, Esterel, Rosetta, SystemC, SystemC-AMS, IBIS, CITI, TouchStone, BSDL, System Verilog, VHDL, Verilog HDL, UPF, CPF, e language, PSL, FSDB, SDC, DEF, Open Access, SDF, GDS II, OASIS, STIL, WGL, Verilog-A, Verilog-AMS, SPICE, VHDL-AMS, LEF, Liberty, CDL and IP-XACT.
SDO IEC: International Electrotechnical Commission
Document Number IEC/TR 62856
Publication Date Aug. 1, 2013
Language b - English & French
Page Count
Revision Level 1.0
Supercedes
Committee 91
Publish Date Document Id Type View
June 5, 2024 Revision
Aug. 1, 2013 IEC/TR 62856 Ed. 1.0 b:2013 Revision