IPC/EIA-J-STD-028

Current Revision
Performance Standard for Construction of Flip Chip and Chip Scale Bumps

Best Price Guarantee Aug 1, 1999 English 1 Pages

Sub Total (1 Item(s)) $ 0.00
Estimated Shipping $ 0.00
Total (Pre-Tax) $ 0.00

You own the digital copy of this edition

View in Library
or
IPC by Global Electronics Association Logo

IPC/EIA-J-STD-028

Performance Standard for Construction of Flip Chip and Chip Scale Bumps

PUBLISH DATE 1999
IPC/EIA-J-STD-028
Performance Standard for Construction of Flip Chip and Chip Scale Bumps
This standard establishes construction detail requirements for bumps and other terminal structures used for Flip Chip Scale carriers. The specific standards for different terminations are appropriately matched to a particular interconnection process and include such diverse terminations as solder bumps, columns, non-melting stand-offs and conductive polymer deposits. The document articulates a set of designations and expectations for product performance for the manufacturer and the user of flip chip or chip scale devices. Recommendations are provided to implement the best commercial practices and evolving process improvements. Developed by IPC and EIA. 36 Pages. Released August 1999.
Loading...

Failed to load document history.

Publish Date Document Id Type View