IPC J-STD-012

Current Revision
Implementation of Flip Chip & Chip Scale Technology

Best Price Guarantee Jan 1, 1996 English 1 Pages

Sub Total (1 Item(s)) $ 0.00
Estimated Shipping $ 0.00
Total (Pre-Tax) $ 0.00

You own the digital copy of this edition

View in Library
or
IPC by Global Electronics Association Logo

IPC J-STD-012

Implementation of Flip Chip & Chip Scale Technology

PUBLISH DATE 1996
IPC J-STD-012
Implementation of Flip Chip & Chip Scale Technology
This informative document describes the implementation of flip chip and related chip scale semiconductor packaging technologies. The areas discussed include design considerations, assembly processes, technology choices, application and reliability data. Chip packaging variations include flip chip, HDI, micro BGA, micro SMT and SLICC. Also provides general information on implementing flip chip and chip scale technologies for creating multichip modules, I/C cards, memory cards and very dense surface mount assemblies. Developed by IPC, EIA, MCNC and Sematech. 113 Pages. Released January 1996. Equivalent to IEC Publicly Available Standard (PAS) 6208
Loading...

Failed to load document history.

Publish Date Document Id Type View