JEDEC JESD22-B108B

Current Revision
COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

Best Price Guarantee Feb 1, 2023 English 1 Pages

Sub Total (1 Item(s)) $ 0.00
Estimated Shipping $ 0.00
Total (Pre-Tax) $ 0.00
View in Library
or
Joint Electron Device Engineering Council Solid State Technology Association Logo

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

PUBLISH DATE 2023
The purpose of this test is to measure the deviation of the terminals (leads or solder balls) from coplanarity at room temperature for surface-mount semiconductor devices. This test method is applicable for inspection and device characterization. If package warpage or coplanarity is to be characterized at reflow soldering temperatures, then JESD22-B112 should be used.
Loading...

Failed to load document history.

Publish Date Document Id Type View